

Notice of References Cited	Application/Control No. 10/713,154	Applicant(s)/Patent Under Reexamination LIU, YEN-FU	
	Examiner Douglas N. Washburn	Art Unit 2863	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,374,354	04-2002	Walmsley et al.	713/167
	B	US-6,704,871	03-2004	Kaplan et al.	713/192
	C	US-6,708,273	03-2004	Ober et al.	713/189
	D	US-6,757,832	06-2004	Silverbrook et al.	713/194
	E	US-6,816,968	11-2004	Walmsley, Simon Robert	713/168
	F	US-6,507,800	01-2003	Sheu, Shioh-Hwan	702/117
	G	US-2004/0133831	07-2004	Williams et al.	714/726
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Ferrari, F;"SYSTEM-ON-A-CHIP VERIFICATION-METHODOLOGY AND TECHNIQUES"; IEEE Circuits and Devices Magazine; Vol 18, issue 6; November 2002; pp 39
	V	Post, G; Muller, A; Grotker, T;"A SYSTEM-LEVEL CO-VERIFICATION ENVIRONMENT FOR ATM HARDWARE DESIGN"; Proceedings Design, Automation and Test in Europe; Feb 1998; pp 424-428
	W	Brosa, A; Figueras, J;"DIGITAL SIGNATURE PROPOSAL FOR MIXED-SIGNAL CIRCUITS"; Proceedings International Test Conference; 3-5 October 2000; pp 1041-1050
	X	Kitsos, P; Sklavos, N; Koufopavlou, O;"AN EFFICIENT IMPLEMENTATION OF THE DIGITAL SIGNATURE ALGORITHM"; 9 th International Conference on Electronics, Circuits and Systems; Vol 3; 15-18 September 2002; pp 1151-1154

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.